

TF2117/2118

Single Channel Driver

Features

- Floating channel in bootstrap operation to 600V
- Drives one N-channel MOSFET or IGBT
- **Outputs tolerant to negative transients**
- Wide logic supply: 10V to 20V
- Schmitt triggered logic input with internal pull down
- Undervoltage lockout
- Extended temperature range: -40°C to +125°C

Applications

- DC-DC Converters
- AC-DC Inverters
- Motor Controls
- Class D Power Amplifiers

Description

The TF2117 and TF2118 are high voltage, high speed gate drivers capable of driving one N-channel MOSFETs and IGBTs in a bootstrap operation. Telefunken's high voltage process enables the TF2117 and TF2118 to switch at 600V. The TF2117 and TF2118 logic input is compatible with standard CMOS outputs. The driver output features high pulse current buffers designed for minimum driver cross conduction. The single floating channel can be used in high side or low side configuration.


The TF2117 and TF2118 are offered in a space saving 8-pin SOIC and 8-pin PDIP package. They operate over an extended -40 °C to +125 °C temperature range.






PDIP-8

Typical Application





Ordering Information

Vaar Vaar Waak Waak


		Ţ	ear rear vveek vveek
PART NUMBER	PACKAGE	PACK / Qty	MARK
TF2117-TEU	5015.0	Tube / 100	YYWW
TF2117-TEQ	SOIC-8	T&R / 2500	TF2117 Lot ID
TF2117-3AS	PDIP-8	Tube / 50	TF2117 Lot ID
TF2118-TEU		Tube / 100	YYWW
TF2118-TEQ	SOIC-8	T&R / 2500	TF2118 Lot ID
TF2118-3AS	PDIP-8	Tube / 50	TF2118 Lot ID

www.tfsemi.com



Pin Diagrams

Single Channel Driver



V_{CC} 1 8 V_B
IN* 2 7 HO
COM 3 6 V_S
NC 4 5 NC **Top View:** PDIP-8, SOIC-8

TF2118


TF2117


Pin Descriptions

PIN NAME	PIN DESCRIPTION
VCC	Logic and gate drive supply
IN	TF2117 Logic input for gate driver output (HO), in phase with HO
IN*	TF2118 Logic input for gate driver output (HO), out of phase with HO
СОМ	Logic ground
NC	No Connect
V _s	High-side floating supply return
НО	High-side gate drive output
V _B	High-side floating supply



Functional Block Diagram







Absolute Maximum Ratings (NOTE1)

$\rm V_B$ - High side floating supply voltage0.3V to +624V $\rm V_S$ - High side floating supply offset voltage $\rm V_B$ -24V to $\rm V_B$ +0.3V $\rm V_{HO}$ - High side floating output voltage $\rm V_S$ -0.3V to $\rm V_B$ +0.3V $\rm V_{CC}$ - Logic supply voltage0.3V to +24V $\rm V_{IN}$ - Logic input voltage0.3V to $\rm V_{CC}$ +0.3V dV $_S$ / dt - Allowable offset supply voltage transient50 V/ns
P_D - Package power dissipation at $T_A \le 25$ °C SOIC-8
PDIP-8
PDIP-8 200°C/W

NOTE1 Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

I ₁ - Junction temperature	+150 °C
T _s - Storage temerature	55 to 150 °C
T _L - Lead Temperature (soldering, 10 seconds	300 °C
SOIC-8 Thermal Resistance (NOTE2)	
$\theta_{\rm IC}$	15 °C/\\\
θ_{JA}	200 °C/W
PDIP-8 Thermal Resistance (NOTE2)	
θ_{IC}	35 °C/W
θ_{JA}	125 °C/W

NOTE2 When mounted on a standard JEDEC 2-layer FR-4 board.

Recommended Operating Conditions

Symbol	Parameter	MIN	TYP	MAX	Unit
V _B	High side floating supply absolute voltage	V _s + 10		V _s + 20	
V _s	High side floating supply offset voltage	NOTE3		600	
V _{HO}	High side floating output voltage	V _s		V _B	V
V _{cc}	Low side and logic fixed supply voltage			20	
V _{IN}	Logic input voltage (HIN and LIN)	0		V _{cc}	
T _A	Ambient temperature	-40		125	°C

NOTE3 Logic operational for VS of -5V to +600V. Logic state held for VS of -5V to -VBS

January 2015



DC Electrical Characteristics (NOTE4)

 $\rm V_{BIAS}(\rm V_{CC}, \rm V_{BS}\,) = 15V, \rm T_A = 25~^{\circ}C$, unless otherwise specified.

Symbol	Parameter	Conditions	MIN	ТҮР	MAX	Unit
V _{IH}	Logic "1" input voltage		9.5			
V _{IL}	Logic "0" input voltage				6.0	V
V _{OH}	High level output voltage, V _{BIAS} - V _O	$I_0 = 2mA$		0.05	0.2	
V _{OL}	Low level output voltage, V _o	$I_0 = 2mA$		0.02	0.1	
I _{LK}	Offset supply leakage current	VB = VS = 600V			50	
I _{BSQ}	Quiescent V _{BS} supply current	$V_{IN} = 0V \text{ or } V_{CC}$		50	240	
I _{ccq}	Quiescent V _{cc} supply current	$V_{IN} = 0V \text{ or } V_{CC}$		70	340	μΑ
I _{IN+}	Logic "1" input bias current	$V_{IN} = V_{CC}$		20	40	
I _{IN-}	Logic "0" input bias current	V _{IN} = 0V			5.0	
V_{BSUV+}	V _{BS} supply under-voltage positive going threshold		7.6	8.6	9.6	
V _{BSUV} -	$V_{\rm BS}$ supply under-voltage negative going threshold		7.2	8.2	9.2	V
V_{CCUV+}	V _{cc} supply under-voltage positive going threshold		7.6	8.6	9.6	V
V _{CCUV} -	V _{cc} supply under-voltage negative going threshold		7.2	8.2	9.2]
I _{O+}	Output high short circuit pulsed current	$V_0 = 0V, V_{IN} = Logic "1",$ PW \le 10 \mus	200	290		mA
I _{o-}	Output low short circuit pulsed current	$V_0 = 15V$, $V_{IN} = Logic "0"$, PW $\leq 10 \mu s$	420	600		

AC Electrical Characteristics

 $V_{BIAS}(V_{CC}, V_{BS}) = 15V$, $C_L = 1000 pF$, and $T_A = 25$ °C, unless otherwise specified.

Symbol	Parameter	Conditions	MIN	TYP	MAX	Unit
t _{on}	Turn-on propagation delay	$V_S = 0V$		125	200	
t _{OFF}	Turn-off propagation delay	V _s = 600V		105	180	ns
t _r	Turn-on rise time			75	130	
t _f	Turn-off fall time			35	65	

NOTE4 The V_{NV} V_{THV} and I_{NV} parameters are referenced to COM and are applicable to all three logic input pins: HIN, LIN and SD. The V_0 and I_0 parameters are referenced to COM and are applicable to the respective output pins: HO and LO.



TF2118

TF2117

НО

Timing Waveforms

TF2118 IN* 50% 50% TF2117 IN 50% 50% 10%




Figure 2. Switching Time Waveform Definitions





Package Dimensions (SOIC-8 N)

Please contact support@tfsemi.com for package availability.



DIM	INCHES		MILLIMETERS		
DIM	MIN	MAX	MIN	MAX	
Α	.0532	.0688	1.35	1.75	
A1	.0040	.0098	0.10	0.25	
b	.013	.020	0.33	0.51	
С	.0075	.0098	0.19	0.25	
D	.189	.1968	4.80	5.00	
E	.1497	.1574	3.80	4.00	
e	.050 BASIC		1.27 BASIC		
e 1	.025 BASIC		0.635 BASIC		
Н	.2284	.2440	5.80	6.20	
K	.0099	.0196	0.25	0.50	
L	.016	.050	0.40	1.27	
У	00	80	00	80	





NOTES:


- 1. DIMENSIONING & TOLERANCING PER ASME Y14.5M-1994.
- 2. CONTROLLING DIMENSION: MILLIMETER
- 3. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].
- 4. OUTLINE CONFORMS TO JEDEC OUTLINE MS-012AA.
- (5) DIMENSION DOES NOT INCLUDE MOLD PROTRUSIONS. MOLD PROTRUSIONS NOT TO EXCEED 0.15 [.006].
- 6 DIMENSION DOES NOT INCLUDE MOLD PROTRUSIONS. MOLD PROTRUSIONS NOT TO EXCEED 0.25 [.010].
- DIMENSION IS THE LENGTH OF LEAD FOR SOLDERING TO A SUBSTRATE.

01-6027



Package Dimensions (PDIP-8)

Please contact support@tfsemi.com for package availability.





Important Notice

TF Semiconductor Solutions (TFSS) PRODUCTS ARE NEITHER DESIGNED NOR INTENDED FOR USE IN MILITARY AND/OR AEROSPACE, AUTOMOTIVE OR MEDICAL DEVICES OR SYSTEMS UNLESS THE SPECIFIC TFSS PRODUCTS ARE SPECIFICALLY DESIGNATED BY TFSS FOR SUCH USE. BUYERS ACKNOWLEDGE AND AGREE THAT ANY SUCH USE OF TFSS PRODUCTS WHICH TFSS HAS NOT DESIGNATED FOR USE IN MILITARY AND/OR AEROSPACE, AUTOMOTIVE OR MEDICAL DEVICES OR SYSTEMS IS SOLELY AT THE BUYER'S RISK.

TFSS assumes no liability for application assistance or customer product design. Customers are responsible for their products and applications using TFSS products.

Resale of TFSS products or services with statements different from or beyond the parameters stated by TFSS for that product or service voids all express and any implied warranties for the associated TFSS product or service. TFSS is not responsible or liable for any such statements.

©2014 TFSS. All Rights Reserved. Information and data in this document are owned by TFSS wholly and may not be edited, reproduced, or redistributed in any way without the express written consent from TFSS.

For additional information please contact support@tfsemi.com or visit www.tfsemi.com

January 2015